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INTRODUCTION
For designing IC chip the circuit consist of many numbers of logic gates which are integrated inside. The minimization of power dissipation in any circuit has always been a big challenge for any circuit designer. There are many related works which are already carried out by different groups with different techniques like bipolar junction transistor, CMOS technology, BiCMOS technology etc. Designers are able to work on more transistors onto the same die because of the shorter size of the CMOS as per Moore's law.
Latches and Flipflops are the sequential circuits that stores 1 and 0 state called logic states. Latches works on level triggered while flip flops works on edge triggred. A Flipflop is a bistable circuit which give the output in response to a reference pulse. The data stored in flip flops on the rising and falling edge of the clock signal is applied as the inputs to other sequential circuits. Those flip flops which stores data on both the rising and falling of the clock signal are termed as double edge triggered flipflops and those flip flops that stores data either on the rising or falling edge are known single edge triggered flipflops.
II.
DESIGN ANALYSIS Basically there are three source of power dissipation in CMOS digital circuits. The first one is due to signal transistor, the second one is due to the leakage current and the last one is from short circuit current which flows directly from supply (Vdd) terminal to the ground. High leakage current plays the most significant role of contributor in the power dissipation of CMOS circuit as the threshold voltage, gate oxide thickness and channel length are reduced. providing pulse waveform whose amplitude is 1v, or 0.5v. The clock pulse is designated by clk pulse whose amplitude is also varied from 1v or 0.5v (depends on the voltage range of the entire circuit.)There are two additional signal has been provided to reduce the power dissipation of the circuit. These pulse trains are named as sleep and sleep bar. The vin signal is shown by the green color, the yellow color depicts the clk signal, the blue color shows the waveforms for the sleep signal and at last the generated output pulse i.e. Vout has been shown by purple color. The comparison between different technologies and different scaled supply voltages is shown in Table 1 for TSPC D Flipflop and Table 2 for Multithreshold CMOS D Flipflop respectively. The 
IV.
CONCLUSION We had successfully designed and simulated our CMOS based D flip flop using TANNER EDA tool. In our design we had obtained the power dissipation lesser than we referred. From the tables 1 & 2 listed above, it is clear that the power dissipation decreases and propagation delay increases as the technology is scaled down. Also as the supply voltage is scaled down, both the power dissipation and propagation delay decrease. When compared with TSPC based D Flip-Flop, the Multi threshold CMOS based D Flip-Flop has advantage of low power delay product which is well suited for high performance applications. 
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